Espressif Systems /ESP32-S2 /SPI0 /HOLD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HOLD

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0INT_HOLD_ENA 0 (VAL)VAL 0 (OUT_EN)OUT_EN 0OUT_TIME 0 (DMA_SEG_TRANS_DONE)DMA_SEG_TRANS_DONE

Description

SPI hold register

Fields

INT_HOLD_ENA

This register is for two SPI masters to share the same cs clock and data signals. The bits of one SPI are set, if the other SPI is busy, the SPI will be hold. 1(3): hold at idle phase 2: hold at prepare phase. Can be configured in CONF state.

VAL

spi hold output value, which should be used with SPI_HOLD_OUT_EN. Can be configured in CONF state.

OUT_EN

Enable set spi output hold value to spi_hold_reg. It can be used to hold spi state machine with SPI_EXT_HOLD_EN and other usr hold signals. Can be configured in CONF state.

OUT_TIME

set the hold cycles of output spi_hold signal when SPI_HOLD_OUT_EN is enable. Can be configured in CONF state.

DMA_SEG_TRANS_DONE

1: spi master DMA full-duplex/half-duplex seg-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory. 0: seg-trans is not ended or not occurred. Can not be changed by CONF_buf.

Links

() ()